PM4328-PI

high density T1/E1 framer, 32-pin PBGA, 2.5V/3.3V, CMOS technology

Rated 5 Rating 5 | reviews | Write a review

Price:: US $155.00~165.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $155.00~165.00

PartNumber:: PM4328-PI

Brand:: PMC-Sierra, Inc - PMC | Pack: BGA | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. Frank's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2011-12-31

From Other Seller

Part Number:PM4328-PI
US $155.00 - 165.00
AT25256AW-10SU-2.7

US $0.65 - 1.50 / Piece
(0) Remove
2DI240A-055

US $70.00 - 100.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The PM4328-PI High Density T1/E1 Framer with Integrated M13 Multiplexer (TECT3) is a feature-rich device for use in any applications requiring high density link termination over T1 or E1 channelized DS3. The PM4328-PI can also be configured as a DS3 framer, providing external access to the full DS3 payload. The PM4328-PI can be configured to frame to either of the common DS1 signal formats: (SF, ESF) or to be bypassed (unframed mode).

Parametrics

PM4328-PI absolute maximum ratings: (1)Ambient Temperature under Bias:-40 to +85℃; (2)Storage Temperature:-40 to +125℃; (3)Supply Voltage:-0.3 to + 3.5VDC; (4)Supply Voltage:-0.3 to + 4.6VDC; (5)Supply Voltage:-0.3 to + 4.6VDC; (6)Voltage on Any Pin:-0.3 to + 5.5VDC; (7)Static Discharge Voltage:±1000V; (8)Latch-Up Current:±100mA; (9)DC Input Current:±20mA; (10)Lead Temperature:+230℃; (11)Junction Temperature:+150℃.

Features

PM4328-PI features: (1)Supports a byte serial Scaleable Bandwidth Interconnect (SBI) bus interface for high density system side device interconnection of up to 84 T1 streams or 3 DS3 streams ; (2)Provides jitter attenuation in the T1 or E1 receive and transmit directions; (3)Provides two independent de-jittered T1 or E1 recovered clocks for system timing and redundancy; (4)Provides per-DS0 line loopback and per link diagnostic and line loopbacks; (5)Provides an on-board programmable binary sequence generator and detector for error testing at DS3 rates. Includes support for patterns recommended in ITU-T O.151; (6)Provides robbed bit signaling extraction and insertion on a per-DS0 basis; (7)Provides programmable idle code substitution, data and sign inversion, and digital milliwatt code insertion on a per-DS0 basis; (8)Supports the M23 and C-bit parity DS3 formats; (9)Standalone unchannelized DS3 framer mode for access to the entire DS3 payload.